Abstract-The Compact Linear Collider (CLIC) study is exploring the scheme for an electron-positron collider with high luminosity and a nominal center-of-mass energy of 3 TeV. The CLIC predamping rings and damping rings (DRs) will produce, through synchrotron radiation, an ultralow emittance beam with high bunch charge. To avoid beam emittance increase, the DR kicker systems must provide extremely flat, high-voltage, pulses. The specifications for the extraction kickers of the DRs are particularly demanding: the flattops of the pulses must be ±12.5 kV with a combined ripple and droop of not more than ±0.02% (±2.5 V). An inductive adder is a very promising approach to meeting the specifications. Recently, a five-layer prototype has been built at CERN. Passive analog modulation has been applied to compensate the voltage droop, for example of the pulse capacitors. The output waveforms of the prototype inductive adder have been compared with predictions of the voltage droop and pulse shape. Conclusions are drawn concerning the design of the full-scale prototype inductive adder.
I. INTRODUCTION
H IGH-ENERGY electron-positron colliders, such as Compact Linear Collider CLIC [1] , will be needed to investigate the TeV physics revealed by the LHC. They would provide very clean experimental environments and steady production of all particles within the accessible energy range. To achieve high luminosity at the interaction point, it is essential that the beams have very low transverse emittance: the predamping rings (PDRs) and damping rings (DRs) damp the beam emittance to extremely low values in all three planes.
Kickers are required to inject the beam into and extract beam from the PDRs and DRs. Jitter in the magnitude of the kick waveform causes beam jitter at the interaction point [2] . In particular, the DR extraction kicker must have a very small magnitude of jitter: the 2 GHz specifications call for a pulse of 160 ns duration flattop, 12.5 kV, 250 A, with a combined ripple and droop of not more than ±0.02% [1] . In addition, the kicker system must have low longitudinal and transverse beam coupling impedances [3] .
Research and development into high-precision pulse modulators has been carried out as a part of the feasibility study for CLIC. The goals have been to find a suitable pulse power topology for the CLIC PDR and DR kicker systems, to make a proposal for possible means for achieving the required performance and, finally, to design and to build a prototype pulse modulator and verify its operation.
II. INDUCTIVE ADDER
A review of the literature for existing pulse modulators has been carried out and an inductive adder ( Fig. 1) has been selected as a very promising means of achieving the specifications for the PDR and DR kickers [4] . The inductive adder is a solid-state modulator, which can provide a relatively short and precise pulses. The PDR kickers are higher voltage, however, the specifications for ripple and droop are less demanding than for the DR [3] , hence, with a careful design of the DR inductive adder, it may be possible to directly meet the ripple and droop requirements of the PDR kicker [5] . Studies have shown that analog modulation may provide a solution to meet the specifications for the DR kicker [5] , [6] . Potentially, if applied, this method could also reduce the capacitance needed for the PDR kicker inductive adder [5] , [6] .
The reasoning for choosing the main components of the inductive adder has been given in [6] . Recently, a five-layer prototype inductive adder has been assembled at CERN. The design parameters and the initial results for this pulse modulator were presented in [7] and [8] . More recently, the prototype adder has been tested with high voltage, up to 300 V per layer, and it has been equipped with an analog modulation layer, which can be used to compensate the droop of the output waveform. The operation of this droop compensation method has been verified with measurements and the results are presented in this paper.
III. SIMULATION MODEL

A. Inductive Adder With Five Constant Voltage Layers
An equivalent circuit of the five-layer inductive adder has been developed and simulated using PSPICE software. The simplified equivalent circuit of a single constant voltage layer (i.e., a layer containing charge storage capacitors) of the inductive adder is shown in Fig. 2 . The complete model consists of five identical layers, each of which includes storage capacitors C s , primary leakage inductance L kp , magnetizing inductance L m , secondary leakage inductance L ks , coupling capacitance C c , bypass diode D, and transformer TX 1 and switches. The semiconductor switches have been modeled as an ideal closing switch S 1 and an ideal opening switch S 2 . The transformer model TX 1 is an ideal 1:1 transformer and diode D is an ideal diode with 0.7 V of threshold voltage. The developed circuit model has been used to simulate the operation of the prototype inductive adder when it is operated with five constant voltage layers. The parasitic electrical parameters of the model are based on the physical dimensions of the adder stack. The equations to compute the parasitic elements, from the dimensions of the adder stack, have been presented in [9] and [10] . The preliminary design parameters for the CLIC DR kicker inductive adder have been presented in [4] and revised in [7] .
B. Inductive Adder With an Analog Modulation Layer
Another simulation model has been developed to study the operation of the analog modulation layer. This model consists of four identical constant voltage layers, shown in Fig. 2 . The fifth layer of the model is an analog modulation layer, which is shown in Fig. 3 . The model of this layer includes a resistor R a , in parallel with a voltage controlled current source I : this simulates the operation of a power transistor working in the saturation region, i.e., in the linear mode of operation. When a power transistor is working in the saturation region, a small change in the gate voltage causes a linear change in the drain-source current, almost independently of the drain-source voltage, which corresponds to the operation of the voltage controlled current source. The simulation model shown in Fig. 3 has been used to verify the operation of the analog modulation layer in passive and analog operation modes. The implementation of an analog modulation layer for an inductive adder was presented in [11] .
C. Operation Principle of the Passive Analog Modulation Layer
The operation of the analog modulation layer has been explained in detail in [4] and [5] and hence is described only briefly here. For passive modulation, the power transistor is not operated: during the output pulse, the resistor R a is effectively in series with the load resistor and the secondary winding of the adder stack [11] . At the beginning of the pulse flattop, the full load current flows through R a and the voltage over the analog modulation layer reaches its maximum. The load voltage is the sum of the secondary voltages of the constant voltage layers, minus the voltage across the analog modulation layer. During the pulse, a proportion of the load current transfers from resistor R a to the magnetizing inductance L m . This causes a voltage decrease across R a , which is effectively in series with the load, thus countering voltage droop, for example, of the capacitors of the constant voltage layers. Therefore, by choosing the ratio of resistor R a and magnetizing inductance L m properly, the analog modulation layer can be used to compensate the droop of the output pulse in a passive manner.
The voltage across the passive analog modulation layer is defined by resistor R a , which should have a small value to avoid excessive power loss: hence, the storage capacitance value, of the constant voltage layers, cannot be too low. Depending on the resistor value, the voltage across the analog modulation layer can be considerably lower than the pulse voltages generated by the constant voltage layers. Therefore, the cross-sectional area of the transformer core of the analog modulation layer can be chosen to be smaller than in the constant voltage layers. This means that the magnetizing inductance of the analog modulation layer can be chosen to reach the desired performance for the passive analog modulation layer.
D. Operation Principle of the Active Analog Modulation Layer
In the active mode the only difference, in comparison with operation in passive mode, is that the linear power transistor, which is in parallel with the resistor R a , is conducting during the pulse. By controlling the impedance of the power transistor, using a linear gate driver circuit, the current sharing between resistor R a and the power transistor can be changed, which causes the voltage over the analog modulation layer to be modulated. Hence, the operation range of the passive analog modulation can, for example, be used to compensate the droop and the active analog modulation can be used to compensate undesired ripple components of the output waveform.
In principle, an active analog modulation layer could work without the resistor R a , thus comprising only a linear power transistor in parallel with magnetizing inductance L m . However, the presence of the resistor R a is advantageous: it was shown in [4] and [5] that during a typical operating condition of an active modulation layer most of the current flows through the resistor R a , and a small share of the load current, typically a few percents, flows through the power transistor. Therefore, the current through the power transistor, and hence the power dissipation in it, are significantly smaller if the resistor R a is included than without it. Also, if the resistor R a is present, the analog modulation layer provides, ideally, linear compensation of the droop even if the control signal for the linear power transistor is missing. Fig. 4 shows the simulated output pulse of the five-layer inductive adder with five constant voltage layers, the pulse capacitors of which were initially charged to 300 V. The capacitance per layer, in the constant voltage layer, was 24 μF and the load resistance was 50 . The magnetizing inductance of the transformer cores was 10 μH. The pulse flattop length was 350 ns. The maximum voltage of the output pulse is 1.434 kV and the droop of the pulse flattop is 21.1 V, which corresponds to 4.2 V per layer. The total droop corresponds to 1.5% of the pulse voltage.
E. Simulated Output Waveform Without Modulation
F. Contributors to the Droop of the Output Waveform
In [12] , the following equation is given for calculating the required capacitance per layer to reach the allowable voltage droop ( U ) per layer:
In (1), C is the capacitance per layer, t p is the duration of the pulse flattop, and I is the sum of the load and magnetizing current. However, in [12] , it is assumed that the current through the magnetizing inductance is constant during the pulse. In addition, in (1), it is assumed that the load voltage droop ( U load ) is equal to the sum of the storage capacitors voltage droop
where N is the number of constant voltage layers in the inductive adder. However, by careful analysis of PSPICE predictions, it was found that the droop per layer is significantly dependent on the resistance of the semiconductor switches together with the change in current flowing through the magnetizing inductance during the pulse flattop.
To give an example, (1) is applied to calculate the droop of an inductive adder with the same parameters, which were used to simulate the output waveform shown in Fig. 4 . According to the equation, the droop per layer for 24 μF of storage capacitance, 28.2 A of load current and 10.5 A of magnetizing current, and a 350-ns long pulse flattop, is 0.56 V. However, the droop of the simulated waveform was 4.2 V per layer (Fig. 4) , which is considerably larger. This difference in droop is mainly caused by neglecting both the switch resistance and the increase in magnetizing current during the flattop.
The constant voltage layer of an inductive adder behaves as a resonant circuit, during the pulse, which consists of storage capacitors in series with switch resistance: this series circuit is in parallel with both the magnetizing inductance and a proportion of the load resistance (Fig. 5) . The load resistance per layer is the load resistance divided by the number of constant voltage layers of the inductive adder. A schematic illustration of such a circuit is shown in Fig. 5 . In this figure, C s corresponds to the storage capacitance per layer, R sw is the effective ON-state switch resistance, L m is the magnetizing inductance, and R load /N is the load resistance referred to a layer. Fig. 6 shows a simulated output waveform for the circuit shown in Fig. 5 . The capacitor was initially charged to 300 V. In this simulation, capacitance per layer C was 24 μF, the magnetizing inductance L m was 10 μH, load resistance per layer R load /N was 10 , and switch resistance R sw was 0.34 . These parameters correspond to the simulations, which were carried out for Fig. 4 . A switch with almost zero ON-state resistance, which was used to limit the pulse flattop duration to 350 ns, is not shown in Fig. 5 . The primary resistance R p , shown in Fig. 2 , also affects the droop: its value was modeled as 50 m and was summed with R sw in this simulation. In Fig. 6 , the capacitor voltage drops during the pulse flattop by only 0.45 V [as would be expected from (1) ]. The magnetizing current through L m increases to 9.8 A during the pulse flattop, which causes the voltage across R sw to increase by 3.77 V during the flattop. Thus, the total voltage droop across the output of the layer is 4.22 V during the 350-ns flattop.
The above clearly demonstrates that the resistance of the semiconductor switches, together with the change in magnetizing inductance current during the pulse flattop, must be taken into consideration when calculating the droop of the output pulse. In addition, increasing the capacitance per layer reduces only the droop which is caused by the storage capacitors, and does not compensate the voltage increase across the switch resistance: this increase can be limited by decreasing the resistance of the switches, for example by connecting several switches in parallel, or by increasing the value of the magnetizing inductance, or a combination of these two. Analog modulation is another effective method, which compensates both the load voltage droop caused by the voltage droop of the capacitors and the voltage increase across the resistance of the layer. Fig. 7 shows the simulated output waveform for the inductive adder with four constant voltage layers and the fifth layer is short-circuited (labeled w/o AM). In the same figure, the output waveform is also shown for the adder stack with four constant voltage layers and with a passive analog modulation layer with two different values of resistor R a (labeled AM).
G. Simulated Output Waveforms With Modulation
The blue, dashed, curve in Fig. 7 shows the simulated output waveform for an inductive adder without an analog modulation layer. The pulse capacitors were initially charged to 270 V per layer. The other parameters of the model were similar to the model of a five-layer adder stack. For the model with one short-circuit layer, the maximum output voltage is 1.020 kV and the duration of the pulse flattop is 350 ns. The droop of the pulse flattop is 14.8 V, which corresponds to 1.5% of the pulse voltage.
The red dotted curve in Fig. 7 shows the output waveform of an inductive adder with a passive analog modulation layer with resistor R a of 3.9 . In this case, the voltage of the pulse capacitors was initially 280 V and the maximum output voltage is 1.003 kV. The droop of the pulse flattop is 5.6 V, which corresponds to 0.6% of the pulse voltage. This is less than a half of the droop, which is observed in the output pulse if passive analog modulation is not applied. The simulation results show that the passive analog modulation layer can be used to decrease the total droop, which is caused by the voltage droop of the storage capacitors, and by the resistive losses in the printed circuit board (PCB) tracks and semiconductor switches of the constant voltage layers. To reach a very low droop, it is necessary to apply analog modulation, because increasing the capacitance per layer does not decrease the droop, which is caused by the resistive losses. The drawback of passive analog modulation is that the load current flows through resistor R a of the analog modulation layer, which causes additional resistive losses.
Passive analog modulation can be used to compensate only the droop of the load voltage, whereas active analog modulation can be used to compensate either droop or ripple or both. This is shown in Fig. 8 . The red curve is the simulated load voltage for an inductive adder without analog modulation. The combined droop and ripple is approximately ±0.05% of the pulse amplitude. The blue curve shows the load voltage with partial droop compensation, which may have been applied either using passive or active analog modulation: in this case, the droop of the pulse is less than 0.02% but the combined ripple and droop is approximately ±0.025%. The green curve shows the load voltage when both the droop and ripple are partially compensated: the combined droop and ripple is below ±0.02%. 
IV. PROTOTYPE INDUCTIVE ADDER
The first prototype inductive adder (Fig. 9 ) is currently being tested at CERN. The nominal specifications for this five-layer prototype adder are the following: 3.5-kV output voltage, 70-A output current into 50 , 1-μs pulse duration, and up to 50-Hz repetition rate.
Each layer of the inductive adder stack consists of two half-layer PCBs. Each half-layer PCB (Fig. 10) includes four primary circuit branches in parallel, each of which consists of a single 12 μF NWL T00216 pulse capacitor [13] , an APT12067LFLLG MOSFET switch from microsemi [14] and a driver board with an IXYS IXDD614SI gate driver circuit [15] . Charging resistors for the pulse capacitors are on a separate daughter board (labeled as connector board in Fig. 9 ), which is connected to each half-layer PCB with a plug-in connector and receptacle. These daughter boards are supplied from a high voltage dc source to charge the pulse capacitors, and from a low voltage source to provide operating voltage for the gate drivers. The semicircularly shaped boards, shown on the top of the stack in Fig. 9 , are diode boards, which provide low impedance conductive paths for the magnetizing currents of the transformer cores during turn-off of the switches. Each diode board includes six APT60D100SG diodes [14]. 
V. MEASUREMENTS ON THE PROTOTYPE INDUCTIVE ADDER
A. Initial Measurements on the Adder Stack
Initially, the adder stack was tested with only a single halflayer card or two half-layer PCBs installed. The adder stack with two half-cards is shown in Fig. 11 .
The output waveforms of the first measurements on the prototype inductive adder are shown in Fig. 12 , which shows the measured waveforms for load voltage V load , voltage over the MOSFET switch V D−S and trigger reference signal V Tr . The voltages were recorded using a Tektronix DPO5034 oscilloscope. The load used was a low inductance 10-resistor. Pulse duration was 1 μs and the 12-μF pulse capacitors were initially charged to 15 V. In this measurement, a single branch of each inserted half-layer PCB were triggered on. In Fig. 12 , it can be observed that the trigger signal V Tr turns-on the MOSFET switch, discharging the pulse capacitor through the primary circuit and therefore a voltage V load is induced on the secondary winding. This indicates that the adder stack is functioning as designed. The maximum load voltage was 71% of the sum of the initial capacitor voltages and this was limited by the voltage drop across each MOSFET switch and because only one current branch was powered in each half-layer card.
However, as was reported in [8] , the load voltage of this measurement (Fig. 12) has a very large droop and also high backswing after switching off. After several measurements and comparisons with the predicted waveforms, it was determined that there were two separate reasons for these transients: the large droop of the pulse flattop was caused by a very low magnetizing inductance of the transformer cores and the backswing was caused by too high impedance of the diode clamp circuit.
The magnetizing inductance of the transformer cores was studied and it was found to be approximately one tenth of the specified value. This caused the magnetizing current to increase to too large value in comparison with the load current, to a value equal or greater than the load current. The original transformer cores were replaced with Vacuumschmelze W567 cores [16] . The effective cross-sectional area of these cores is one third of the required cross-sectional area for 1-μs duration pulses with nominal operating voltage: hence, the magnetizing inductance is less than it would be for a core of this material with nominal cross-sectional area. Therefore, the maximum pulselength with full voltage was limited to approximately 300 ns. The backswing was reduced by modifying the diode board to provide a low impedance shunt-path for the primary current, through fast diodes, during the time when the MOSFET switches are turning off.
As a consequence of changing the transformer cores and modifying the diode board, the load voltage of the prototype inductive adder was improved significantly. Fig. 13 shows the load voltage pulse of the prototype adder with five layers installed, each layer consisting of two half-layer PCBs and each half-layer card comprising a single powered branch. In these measurements, the load was a 50-resistor and the pulse capacitors were initially charged to 20 V. The maximum load voltage is 94.2 V, which is 94.2% of the sum of the initial capacitor voltages. The droop of the load voltage pulse during the 870-ns long flattop is 3.05 V, corresponding to 3.2% of the maximum pulse load voltage. The backswing of the pulse voltage is a few volts, which corresponds to the sum of the threshold voltages of the diodes of each layer. The rise time of the pulse from 0.1% to 99.9% is 70 ns and the fall time close to 100 ns. The dc voltage for the gate driver was 10 V, which restricts the output current of the driver below the maximum specified value and, therefore, the minimum achievable switching time of the MOSFET switches.
B. Measurements on the Adder Stack Up to 1.4 kV
For pulse output voltage greater than a few hundred volts, a 50
Diconex load [17] was connected to the adder with a 2.5-m long, 50 , coaxial cable of type HTC-50-7-2 [18] . The load current was measured using a Bergoz CT-E0.1-B current transformer [19] , which was installed around the inner conductor of the coaxial cable. Fig. 14 shows the prototype inductive adder connected to the load with the coaxial cable, equipped with the current transformer. The prototype inductive adder was tested by increasing the pulse capacitor voltage gradually up to 302 V per layer. Fig. 15 shows the measured load voltage pulse of the adder stack when the pulse capacitors were precharged to 302 V before the pulse. The maximum load voltage is 1.408 kV and the pulse flattop is 300 ns. The rise and fall times, from 0.1% to 99.9% of the pulse voltage, are 100 ns. The droop of the load voltage during the pulse flattop is 21.2 V, which corresponds to 1.5% of the maximum voltage. Only one branch was powered in each half-layer PCB, therefore the effective capacitance per layer was only 24 μF. In addition, the resistor value of the passive modulation layer is not optimized. The droop of the load voltage pulse was compared with the simulated load waveform and it was determined that the magnetizing inductance of the transformer cores was 10 μH. The ripple in the load voltage is approximately ±5 V, which corresponds to ±0.36%. However, the ripple consisted of random noise, therefore it was probably coupled to the measurement setup from outside rather than caused by the inductive adder.
In the above measurements, the supply voltage for the gate drivers was 10 V and therefore the rise time was longer than it would have been with a higher gate driver voltage. A few measurements were done using higher gate supply voltages and the rise time was reduced to 30-40 ns with 14.5 V, which is close to the specified rise time for the MOSFET switch [14] .
The maximum voltage was restricted to 302 V per layer as this is the maximum output voltage of the power supply, which was available for the tests. However, there was no other technical reason to restrict the charge voltage of the capacitors below the nominal design value of 700 V per layer.
C. Measurements on Droop Compensation Using a Passive Analog Modulation Layer
To reach the desired flattop stability required for the CLIC DR extraction kicker system, analog modulation methods will need to be applied for the inductive adder. The analog modulation method is presented in [11] and simulated results of applying it for the CLIC DR kicker inductive adder were presented in [4] and [5] . Fig. 16 shows the measured load voltage waveform for the prototype inductive adder in the case when the adder stack was equipped with four constant voltage layers, each charged to 285 V, and a passive analog modulation layer. The magnetizing inductance of the analog modulation layer was 10 μH and resistor R a was 4.4 . The maximum voltage of the output pulse is 1.002 kV and the length of the pulse flattop is 350 ns. The droop of the pulse is 6.9 V, which corresponds to 0.7% of the pulse voltage.
In comparison, Fig. 17 shows the load voltage of the prototype inductive adder with four constant voltage layers. The fifth layer was short-circuited. The maximum load voltage is 1.023 kV and the pulse flattop is 350 ns. The droop of the pulse is 12.9 V, which corresponds to 1.3%: this is almost twice the droop of the pulse flattop when it was partially compensated with the passive analog modulation (Fig. 16 ). Fig. 18 shows a zoomed-in view of the load voltage waveforms of Figs. 16 and 17. The sampling rate was 500 MS/s: the oscilloscope was used in Hi Res Mode [20] : multiple consecutive samples of the waveform are averaged to produce one waveform point-this decreases noise and improves resolution. Although the resistor value of the passive modulation layer was not optimized here, it is demonstrated that the passive analog modulation is an effective means to compensate droop of the load voltage.
In Fig. 16 , the load voltage pulse of the prototype adder with the passive analog modulation layer has a small notch at the end of the rise time. This transient is most probably caused by parasitic inductances of the analog modulation layer. The passive analog modulation layer was implemented by modifying a constant voltage layer of the prototype inductive adder. The pulse capacitors of a half-layer PCB were shortcircuited by a wire and resistor R a was connected on a PCB by using simple alligator connectors. A photograph of this part of the passive analog modulation layer, used for the measurements reported here, is shown in Fig. 19 : this had a relatively high inductance. The voltage transient, shown in Fig. 16 , would likely be decreased if the resistor R a were soldered directly on the PCB in place of the storage capacitor.
VI. CONCLUSION
The measurements on the first prototype five-layer inductive adder for the CLIC DR kicker system have been presented. The measurements have verified that the electrical design of the inductive adder is correct and it works with relatively short rise and fall times. The load voltage pulse is relatively clean: the amplitude of voltage droop agrees with predictions and flattop ripple is low. Careful analysis of the predictions show that the resistive voltage drop of each layer, together with the finite value of magnetizing inductance, can contribute substantially to droop of the load voltage.
The operation of an analog modulation layer, in passive operation mode, has been demonstrated. The measured results are in good agreement with the predictions given by simulations. The passive analog layer, whose resistor value is not optimized, reduced the droop of the load voltage pulse by 53%.
The droop of the load voltage waveform, with passive analog modulation applied, was 0.7% for the 1-kV output pulse. This was measured for a 350-ns long flattop. For 160-ns flattop this would correspond to 0.32%, which is still an order of magnitude larger than the specified value for the CLIC DR extraction kicker system. However, the droop can be reduced by connecting more capacitors and switches on each layer, increasing magnetizing inductance of the constant voltage layers, optimizing the passive analog modulation layer further and applying active modulation.
The load voltage pulse was stable throughout the measurements and the consecutive pulses were very similar to each other. Therefore, compensation of droop and known ripple components could be feasible by applying active analog modulation, as proposed in [4] and [5] .
Based on the measurements, the electrical and mechanical design of the tested prototype inductive adder can be used to implement the 12.5 kV, 250 A, pulse modulator with a very tight flattop stability and reproducibility requirements, needed for the CLIC DR extraction kicker.
VII. FUTURE WORK
Two modulators will be used to feed bipolar pulses to a stripline kicker magnet. Hence, a second five-layer prototype inductive adder will be built at CERN early in the year 2014. The first prototype had only 24 μF and two MOSFET switches per layer. The second prototype will have a capacitance of 96 μF, together with eight MOSFET switches, per layer which will result in a significantly smaller droop of the load voltage: the first prototype will also be upgraded. The droop can theoretically be compensated nearly completely with passive analog modulation. Transformer cores of the nominal crosssectional area, from a suitable magnetic material, will also be ordered and tested. The two prototype adders will be used to test the active analog modulation. They will also be used to study stability and reproducibility of the output waveform.
A new measurement setup will be needed to measure the output pulses of the inductive adders with better than ±0.02% precision, required for the CLIC DR kicker system. This accuracy of measurement will probably not be possible in the laboratory and tests, together with striplines, are foreseen in an accelerator test facility. A measurement technique proposed for the laboratory, to demonstrate the precision control of the flattop using analog modulation, is to feed the output current pulses, from two nominally identical inductive adders, in opposite senses, through a single current transformer: if the pulses are identical, they sum to zero current in the current transformer. Active analog modulation will be applied to only one of the inductive adders, to compensate the droop of one output pulse. The flattop currents will no longer completely cancel: the measured net current will be small in comparison with the full load current, therefore the amplifier of the oscilloscope can be set to a high sensitivity and the influence of the analog modulation on the pulse flattop measured.
The new measurement setup could also be used to test the reproducibility and stability of the compensation methods. The absolute waveforms are not measured using this technique, but the precision of the active analog modulation method can be tested with high sensitivity even in the case of zero cancellation (pulses with different droop or distortion), because the total net current is close to zero. In addition, if there is any ripple or droop, which is not present in both output waveforms, the net current will not be zero and thus will be observed in detail. However, the final measurements need to be done in an accelerator test facility with a beam.
The first prototype inductive adder has not been equipped with a reset circuit and to prevent the transformer cores being driven into saturation, the prototype adder has been operated with low repetition rate, up to 1 Hz. The second prototype inductive adder will be equipped with a dc reset circuit [21] , and this will also be retrofitted to the first prototype: the modulators will thus be able to be operated at the nominal repetition rate, of up to 50 Hz.
The compensation of ripple components of the output waveform, using an active analog modulation layer, could be feasible using a combination of feedback and feed-forward control: a Fourier analysis could be carried out for previous output pulses (e.g., 100 or 1000 pulse), from which the most significant ripple components would be determined using statistical methods, to generate a compensating waveform for the next pulse, to decrease the ripple of the output waveform. The compensating waveform should be within the bandwidth limitations of the power transistor and its gate drive circuit on the active analog modulation layer. The control system could be implemented using, for example, a digital signal processor. Feed-forward compensation could also be used to compensate predictable slow variations of the kicker system. These methods will be verified with simulations and measurements.
